Reversible Logic Synthesis of Half, Full and Parallel Subtractors

Himanshu Thapliyal, M. B. Srinivas, Hamid R. Arabnia. Reversible Logic Synthesis of Half, Full and Parallel Subtractors. In Laurence Tianruo Yang, Hamid R. Arabnia, Jürgen Becker, Masaharu Imai, Zoran A. Salcic, editors, Proceedings of The 2005 International Conference on Embedded Systems and Applications, ESA 2005, Las Vegas, Nevada, USA, June 27-30, 2005. pages 165-181, CSREA Press, 2005.

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.