Parity prediction synthesis for nano-electronic gate designs - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

D. A. Tran, Arnaud Virazel, Alberto Bosio, Luigi Dilillo, Patrick Girard, Serge Pravossoudovitch, Hans-Joachim Wunderlich. Parity prediction synthesis for nano-electronic gate designs. In Ron Press, Erik H. Volkerink, editors, 2011 IEEE International Test Conference, ITC 2010, Austin, TX, USA, November 2-4, 2010. pages 820, IEEE, 2010. [doi]

This author has not been identified. Look up 'D. A. Tran' in GoogleThis author has not been identified. Look up 'Arnaud Virazel' in GoogleThis author has not been identified. Look up 'Alberto Bosio' in GoogleThis author has not been identified. Look up 'Luigi Dilillo' in GoogleThis author has not been identified. Look up 'Patrick Girard' in GoogleThis author has not been identified. Look up 'Serge Pravossoudovitch' in GoogleThis author has not been identified. Look up 'Hans-Joachim Wunderlich' in Google

runs on WebDSL