Po-Chang Tsai, Sying-Jyan Wang. Multi-Mode Segmented Scan Architecture with Layout-Aware Scan Chain Routing for Test Data and Test Time Reduction. In 15th Asian Test Symposium, ATS 2006, Fukuoka, Japan, November 20-23, 2006. pages 225-230, IEEE, 2006. [doi]
Abstract is missing.