Voltage and Temperature Scalable Logic Cell Leakage Models Considering Local Variations Based on Transistor Stacks

Janakiraman Viraraghavan, Bharadwaj Amrutur, V. Visvanathan. Voltage and Temperature Scalable Logic Cell Leakage Models Considering Local Variations Based on Transistor Stacks. J. Low Power Electronics, 4(3):301-319, 2008. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.