Voltage and Temperature Scalable Logic Cell Leakage Models Considering Local Variations Based on Transistor Stacks

Janakiraman Viraraghavan, Bharadwaj Amrutur, V. Visvanathan. Voltage and Temperature Scalable Logic Cell Leakage Models Considering Local Variations Based on Transistor Stacks. J. Low Power Electronics, 4(3):301-319, 2008. [doi]

Possibly Related Publications

The following publications are possibly variants of this publication: