Clock control architecture and ATPG for reducing pattern count in SoC designs with multiple clock domains - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Tom Waayers, Richard Morren, Xijiang Lin, Mark Kassab. Clock control architecture and ATPG for reducing pattern count in SoC designs with multiple clock domains. In Ron Press, Erik H. Volkerink, editors, 2011 IEEE International Test Conference, ITC 2010, Austin, TX, USA, November 2-4, 2010. pages 114-123, IEEE, 2010. [doi]

This author has not been identified. Look up 'Tom Waayers' in GoogleThis author has not been identified. Look up 'Richard Morren' in GoogleThis author has not been identified. Look up 'Xijiang Lin' in GoogleThis author has not been identified. Look up 'Mark Kassab' in Google

runs on WebDSL