The following publications are possibly variants of this publication:
- On-chip ESD Protection Design Methodologies by CAD SimulationZijin Pan, Xunyu Li, Weiquan Hao, Runyu Miao, Albert Z. Wang. todaes, 29(1), January 2024. [doi]
- ESDInspector: a new layout-level ESD protection circuitry design verification tool using a smart-parametric checking mechanismRouying Zhan, Haigang Feng, Haolu Xie, Albert Z. Wang. iscas 2004: 217-220
- ESDInspector: a new layout-level ESD protection circuitry design verification tool using a smart-parametric checking mechanismRouying Zhan, Haigang Feng, Qiong Wu, Haolu Xie, Xiaokang Guan, Guang Chen, Albert Z. Wang. tcad, 23(10):1421-1428, 2004. [doi]
- On-chip ESD protection design by using polysilicon diodes in CMOS processMing-Dou Ker, Tung-Yang Chen, Tai-Ho Wang, Chung-Yu Wu. jssc, 36(4):676-686, 2001. [doi]