At-speed interconnect testing and test-path optimization for 2.5D ICs

Ran Wang, Krishnendu Chakrabarty, Sudipta Bhawmik. At-speed interconnect testing and test-path optimization for 2.5D ICs. In IEEE 32nd VLSI Test Symposium, VTS 2014, Napa, CA, USA, April 13-17, 2014. pages 1-6, IEEE, 2014. [doi]

Authors

Ran Wang

This author has not been identified. Look up 'Ran Wang' in Google

Krishnendu Chakrabarty

This author has not been identified. Look up 'Krishnendu Chakrabarty' in Google

Sudipta Bhawmik

This author has not been identified. Look up 'Sudipta Bhawmik' in Google