A BIST Scheme for FPGA Interconnect Delay Faults - researchr publication

researchr

You are not signed in
Sign in
Sign up

Chun-Chieh Wang, Jing-Jia Liou, Yen-Lin Peng, Chih-Tsun Huang, Cheng-Wen Wu. A BIST Scheme for FPGA Interconnect Delay Faults. In 23rd IEEE VLSI Test Symposium (VTS 2005), 1-5 May 2005, Palm Springs, CA, USA. pages 201-206, IEEE Computer Society, 2005. [doi]

Abstract is missing.

runs on WebDSL