Researchr is a web site for finding, collecting, sharing, and reviewing scientific publications, for researchers by researchers.
Sign up for an account to create a profile with publication list, tag and review your related work, and share bibliographies with your co-authors.
Yueh-Yi Wang, Yan-Tsung Peng, Chun-Jen Tsai. VLSI architecture design of motion estimator and in-loop filter for MPEG-4 AVC/H.264 encoders. In ISCAS (4). pages 149-152, 2004.
Possibly Related PublicationsThe following publications are possibly variants of this publication: Hardware architecture design for variable block size motion estimation in MPEG-4 AVC/JVT/ITU-T H.264Yu-Wen Huang, Tu-Chih Wang, Bing-Yu Hsieh, Liang-Gee Chen. iscas 2003: 796-799 [doi] An efficient direct 2-D transform coding IP design for MPEG-4 AVC/H.264Kuan-Hung Chen, Jiun-In Guo, Jinn-Shyan Wang. iscas 2005: 4517-4520 [doi] An efficient spurious power suppression technique (SPST) and its applications on MPEG-4 AVC/H.264 transform coding designKuan-Hung Chen, Kuo-Chuan Chao, Jinn-Shyan Wang, Yuan-Sun Chu, Jiun-In Guo. islped 2005: 155-160 [doi]
The following publications are possibly variants of this publication: