Combined use of rising and falling edge triggered clocks for peak current reduction in IP-based SoC designs - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Tsung-Yi Wu, Tzi-Wei Kao, Shi-Yi Huang, Tai-Lun Li, How-Rern Lin. Combined use of rising and falling edge triggered clocks for peak current reduction in IP-based SoC designs. In Proceedings of the 15th Asia South Pacific Design Automation Conference, ASP-DAC 2010, Taipei, Taiwan, January 18-21, 2010. pages 444-449, IEEE, 2010. [doi]

This author has not been identified. Look up 'Tsung-Yi Wu' in GoogleThis author has not been identified. Look up 'Tzi-Wei Kao' in GoogleThis author has not been identified. Look up 'Shi-Yi Huang' in GoogleThis author has not been identified. Look up 'Tai-Lun Li' in GoogleThis author has not been identified. Look up 'How-Rern Lin' in Google

runs on WebDSL