A 14-nm Ultra-Low Jitter Fractional-N PLL Using a DTC Range Reduction Technique and a Reconfigurable Dual-Core VCO - researchr publication

researchr

You are not signed in
Sign in
Sign up

Wanghua Wu, Chih-Wei Yao, Chengkai Guo, Pei-Yuan Chiang, Lei Chen, Pak-Kim Lau, Zhanjun Bai, Sang-Won Son, Thomas Byunghak Cho. A 14-nm Ultra-Low Jitter Fractional-N PLL Using a DTC Range Reduction Technique and a Reconfigurable Dual-Core VCO. J. Solid-State Circuits, 56(12):3756-3767, 2021. [doi]

Abstract is missing.

runs on WebDSL