The following publications are possibly variants of this publication:
- Bit-level optimization for high-level synthesis and FPGA-based accelerationJiyu Zhang, Zhiru Zhang, Sheng Zhou, Mingxing Tan, Xianhua Liu, Xu Cheng, Jason Cong. fpga 2010: 59-68 [doi]
- ENCORE: Efficient Architecture Verification Framework with FPGA AccelerationKan Shi, Shuoxiang Xu, Yuhan Diao, David Boland, Yungang Bao. fpga 2023: 209-219 [doi]
- High-Level Synthesis Using Genetic Algorithms for Dynamically Reconfigurable FPGAs (Abstract)Xue-Jie Zhang, Kam-Wing Ng, Gilbert H. Young. fpga 1998: 258 [doi]
- LegUp: high-level synthesis for FPGA-based processor/accelerator systemsAndrew Canis, Jongsok Choi, Mark Aldham, Victor Zhang, Ahmed Kammoona, Jason Helge Anderson, Stephen Dean Brown, Tomasz S. Czajkowski. fpga 2011: 33-36 [doi]