The following publications are possibly variants of this publication:
- 10.3 A 7GHz Digital PLL with Cascaded Fractional Divider and Pseudo-Differential DTC Achieving -62.1dBc Fractional Spur and 143.7fs Integrated JitterDingxin Xu, Zezheng Liu, Yifeng Kuai, Hongye Huang, Yuncheng Zhang, Zheng Sun, Bangan Liu, Wenqian Wang, Yuang Xiong, Junjun Qiu, Waleed Madany, Yi Zhang, Ashbir Aviat Fadila, Atsushi Shirane, Kenichi Okada. isscc 2024: 192-194 [doi]
- A 3.2-to-3.8GHz Calibration-Free Harmonic-Mixer-Based Dual-Feedback Fractional-N PLL Achieving -66dBc Worst-Case In-Band Fractional SpurMasaru Osada, Zule Xu, Tetsuya Iizuka. vlsic 2020: 1-2 [doi]
- A 3.3-GHz 4.6-mW Fractional-N Type-II Hybrid Switched-Capacitor Sampling PLL Using CDAC-Embedded Digital Integral Path with -80-dBc Reference SpurZule Xu, Masaru Osada, Tetsuya Iizuka. vlsic 2021: 1-2 [doi]
- A Calibration-Free Triple-Loop Bang-Bang PLL Achieving 131fsrms Jitter and-70dBc Fractional SpursDihang Yang, Asad A. Abidi, Hooman Darabi, Hao Xu, David Murphy, Hao Wu 0005, Zhaowen Wang. isscc 2019: 266-268 [doi]