Layer Assignment of Buses and Nets With Via-Count Constraint in High-Speed PCB Designs

Jin-Tai Yan. Layer Assignment of Buses and Nets With Via-Count Constraint in High-Speed PCB Designs. IEEE Trans. on CAD of Integrated Circuits and Systems, 38(3):512-525, 2019. [doi]

Abstract

Abstract is missing.