A low power NoC router using the marching memory through type

Ryota Yasudo, Takahiro Kagami, Hideharu Amano, Yasunobu Nakase, Masashi Watanabe, Tsukasa Oishi, Toru Shimizu, Tadao Nakamura. A low power NoC router using the marching memory through type. In 2014 IEEE Symposium on Low-Power and High-Speed Chips, COOL Chips XVII, Yokohama, Japan, April 14-16, 2014. pages 1-3, IEEE, 2014. [doi]

Authors

Ryota Yasudo

This author has not been identified. Look up 'Ryota Yasudo' in Google

Takahiro Kagami

This author has not been identified. Look up 'Takahiro Kagami' in Google

Hideharu Amano

This author has not been identified. Look up 'Hideharu Amano' in Google

Yasunobu Nakase

This author has not been identified. Look up 'Yasunobu Nakase' in Google

Masashi Watanabe

This author has not been identified. Look up 'Masashi Watanabe' in Google

Tsukasa Oishi

This author has not been identified. Look up 'Tsukasa Oishi' in Google

Toru Shimizu

This author has not been identified. Look up 'Toru Shimizu' in Google

Tadao Nakamura

This author has not been identified. Look up 'Tadao Nakamura' in Google