Hierarchical Statistical Inference Model for Specification Based Testing of Analog Circuits

Heebyung Yoon, Pramodchandran N. Variyam, Abhijit Chatterjee, Naveena Nagi. Hierarchical Statistical Inference Model for Specification Based Testing of Analog Circuits. In 16th IEEE VLSI Test Symposium (VTS 98), 28 April - 1 May 1998, Princeton, NJ, USA. pages 145-151, IEEE Computer Society, 1998. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.