Takashi Yoshikawa, Yutaka Yamada, Shigehiro Asano. An implementation of hardware accelerator using dynamically reconfigurable architecture. In 2006 IEEE Hot Chips 18 Symposium (HCS), Stanford, CA, USA, August 20-22, 2006. pages 1-38, IEEE, 2006. [doi]
No references recorded for this publication.
No citations of this publication recorded.