A constraint-based placement refinement method for CMOS analog cell layout - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

X. Zeng, J. Guan, W. Q. Zhao, P. S. Tang, D. Zhou. A constraint-based placement refinement method for CMOS analog cell layout. In International Symposium on Circuits and Systems (ISCAS 1999), May 30 - June 2, 1999, Orlando, Florida, USA. pages 408-411, IEEE, 1999. [doi]

This author has not been identified. Look up 'X. Zeng' in GoogleThis author has not been identified. Look up 'J. Guan' in GoogleThis author has not been identified. Look up 'W. Q. Zhao' in GoogleThis author has not been identified. Look up 'P. S. Tang' in GoogleThis author has not been identified. Look up 'D. Zhou' in Google

runs on WebDSL