Verification of timed circuits with failure-directed abstractions

Hao Zheng, Chris J. Myers, David Walter, Scott Little, Tomohiro Yoneda. Verification of timed circuits with failure-directed abstractions. IEEE Trans. on CAD of Integrated Circuits and Systems, 25(3):403-412, 2006. [doi]

Abstract

Abstract is missing.