Daejeong Kim - researchr alias

researchr

You are not signed in
Sign in
Sign up

Viewing Publication 1 - 14 from 14

2017

A spread-spectrum clock generator with direct VCO modulation in open-loopHyunsun Mo, Daejeong Kim. ieiceee, 14(17):20170417, 2017. [doi]

Multiple-output LDO regulator applying with constant feedback factorHyunsun Mo, Daejeong Kim. isocc 2017: 194-195 [doi]

2014

Analysis of switching frequency variation in self-oscillating class-D audio amplifiersEunhwan Kim, Hyunsun Mo, Daejeong Kim. ieiceee, 11(19):20140779, 2014. [doi]

Delay-based clock generator with edge transmission and resetHyunsun Mo, Daejeong Kim. ieiceee, 11(15):20140573, 2014. [doi]

2011

Phase-shift self-oscillating class-D audio amplifier with multiple-pole feedback filterHyungjin Lee, Hyunsun Mo, Wanil Lee, Mingi Jeong, Jaehoon Jeong, Daejeong Kim. ieiceee, 8(16):1354-1360, 2011. [doi]

2010

Programmable pulsewidth control loop (PWCL) in dual-slope combinationH. S. Mo, Byoungkwon Moon, Daejeong Kim. ieiceee, 7(9):615-620, 2010. [doi]

Multi-stage variable gain amplifier for low-voltage CCD analog-front end using CDA techniqueJaejung Park, Hyunsun Mo, Hyungjin Lee, Daejeong Kim. ieiceee, 7(12):867-873, 2010. [doi]

2009

Negative charge pump circuit with large output current and high power efficiencyJi-Hye Bong, Yong Jin Kwon, Daejeong Kim, Kyeong-Sik Min. ieiceee, 6(6):304-309, 2009. [doi]

Piecewise linear-in-dB variable gain amplifier to enhance integral nonlinearityYoo-Sung Kim, Jeong-Kwon Nam, Daejeong Kim. ieiceee, 6(12):857-863, 2009. [doi]

A Multiphase Generator Based on VCDR (Voltage-Controlled Variable Delay Ring)Minseok Woo, Byoungkwon Moon, Daejeong Kim. ieicet, 92-C(10):1315-1318, 2009. [doi]

2008

A Modified Dickson Charge Pump Circuit with High Efficiency and High Output VoltageDuk-Hyung Lee, Daejeong Kim, Ho-Jun Song, Kyeong-Sik Min. ieicet, 91-C(2):228-231, 2008. [doi]

2005

Row-by-Row Dynamic Source-Line Voltage Control (RRDSV) Scheme for Two Orders of Magnitude Leakage Current Reduction of Sub-1-V-::::V::DD:::::: SRAM sKyeong-Sik Min, Kouichi Kanda, Hiroshi Kawaguchi, Kenichi Inagaki, Fayez Robert Saliba, Hoon-Dae Choi, Hyun-young Choi, Daejeong Kim, Dong Myong Kim, Takayasu Sakurai. ieicet, 88-C(4):760-767, 2005. [doi]

2004

A large-current-output boosted voltage generator with non-overlapping clock control for sub-1-V memory applicationsKyeong-Sik Min, Young-Hee Kim, Daejeong Kim, Dong Myeong Kim, Jin-Hong Ahn. aspdac 2004: 288-291 [doi]

1995

A single chip /spl Delta/-/spl Sigma/ ADC with a built-in variable gain stage and DAC with a charge integrating subconverter for a 5 V 9600-b/s modemDaejeong Kim, Jaejin Park, Sungjoon Kim, Deog Kyoon Jeong, Wonchan Kim. jssc, 30(8):940-943, August 1995. [doi]

Sign in or sign up to see more results.

runs on WebDSL