Harold Ishebabi - researchr alias

researchr

You are not signed in
Sign in
Sign up

Viewing Publication 1 - 17 from 17

2019

MeXT: A Flow for Multiprocessor ExplorationChristophe Bobda, Harold Ishebabi, Philipp Mahr, Joel Mandebi Mbongue, Sujan Kumar Saha. hpec 2019: 1-7 [doi]

2018

High-level synthesis of on-chip multiprocessor architectures based on answer set programmingChristophe Bobda, Franck Yonga, Martin Gebser, Harold Ishebabi, Torsten Schaub. jpdc, 117:161-179, 2018. [doi]

2010

Application-driven architecture synthesis of on-chip Multiprocessor systemsChristophe Bobda, Philipp Mahr, Benjamin Andres, Harold Ishebabi. ieeehpcs 2010: 591-598 [doi]

Heuristics for Flexible CMP SynthesisHarold Ishebabi, Christophe Bobda. TC, 59(8):1091-1104, 2010. [doi]

2009

Pre- and postfabrication architecture exploration for partially reconfigurable VLIW processorsAnupam Chattopadhyay, Harold Ishebabi, Xiaolin Chen, Z. Rakosi, Kingshuk Karuri, David Kammler, Rainer Leupers, Gerd Ascheid, Heinrich Meyr. tecs, 8(2), 2009. [doi]

Architecture synthesis for adaptive multiprocessor systems on chipHarold Ishebabi. PhD thesis, University of Potsdam, 2009. [doi]

Automated architecture synthesis for parallel programs on FPGA multiprocessor systemsHarold Ishebabi, Christophe Bobda. mam, 33(1):63-71, 2009. [doi]

Application of ASP for Automatic Synthesis of Flexible Multiprocessor Systems from Parallel ProgramsHarold Ishebabi, Philipp Mahr, Christophe Bobda, Martin Gebser, Torsten Schaub. lpnmr 2009: 598-603 [doi]

Answer Set versus Integer Linear Programming for Automatic Synthesis of Multiprocessor Systems from Real-Time Parallel ProgramsHarold Ishebabi, Philipp Mahr, Christophe Bobda, Martin Gebser, Torsten Schaub. ijrc, 2009, 2009. [doi]

2008

High-level Modelling and Exploration of Coarse-grained Re-configurable ArchitecturesAnupam Chattopadhyay, Xiaolin Chen, Harold Ishebabi, Rainer Leupers, Gerd Ascheid, Heinrich Meyr. date 2008: 1334-1339 [doi]

Prefabrication and postfabrication architecture exploration for partially reconfigurable VLIW processorsAnupam Chattopadhyay, Harold Ishebabi, Xiaolin Chen, Z. Rakosi, Kingshuk Karuri, David Kammler, Rainer Leupers, Gerd Ascheid, Heinrich Meyr. tecs, 7(4), 2008. [doi]

Makespan minimization in automatic synthesis of multiprocessor systems from parallel programsHarold Ishebabi, Philipp Mahr, Christophe Bobda. fpt 2008: 281-284 [doi]

Automatic Synthesis of Multiprocessor Systems from Parallel Programs under Preemptive SchedulingHarold Ishebabi, Philipp Mahr, Christophe Bobda. reconfig 2008: 19-24 [doi]

SoC-MPI: A Flexible Message Passing Library for Multiprocessor Systems-on-ChipsPhilipp Mahr, Christian Lorchner, Harold Ishebabi, Christophe Bobda. reconfig 2008: 187-192 [doi]

2006

Sign in or sign up to see more results.

runs on WebDSL