Saiyu Ren - researchr alias

researchr

You are not signed in
Sign in
Sign up

Viewing Publication 1 - 16 from 16

2021

A 170 MHz to 330 MHz Wideband 90 nm CMOS RC-CR Phase Shifter with Integrated On-Line Amplitude Locked Loop Calibration for Hartley Image Rejection TransceiverXiaomeng Zhang, Shuo Li, Ray Siferd, Saiyu Ren. cssp, 40(11):5249-5263, 2021. [doi]

2019

Memristor based multifunction oscillatorIsaac Abraham, Saiyu Ren. mwscas 2019: 1191-1194 [doi]

Logistic Function Based Memristor Model With Circuit ApplicationIsaac Abraham, Saiyu Ren, Raymond E. Siferd. access, 7:166451-166462, 2019. [doi]

Low-Cost and High-Performance 8 × 8 Booth MultiplierN. V. Vijaya Krishna Boppana, Jeevani Kommareddy, Saiyu Ren. cssp, 38(9):4357-4368, 2019. [doi]

2018

Hardware Trojan detection by timing measurement: Theory and implementationHao Xue, Saiyu Ren. mj, 77:16-25, 2018. [doi]

2016

A Low-Power and Area-Efficient 64-Bit Digital ComparatorN. V. Vijaya Krishna Boppana, Saiyu Ren. jcsc, 25(12):1-15, 2016. [doi]

High Frequency Unity Gain Buffer in 90-nm CMOS TechnologyShuo Li, Xiaomeng Zhang, Saiyu Ren. jcsc, 25(7), 2016. [doi]

2015

FPGA design space exploration of IDEA cryptography IP coreDinesh Varma Penumetcha, Jiafeng Xie, Saiyu Ren. mwscas 2015: 1-4 [doi]

A 1-6 GHz analog radio frequency power driver in 90 nm complementary metal-oxide semiconductor technology for wireless applicationsSaiyu Ren, Isaac Abraham, Seng Hong. ijcta, 43(2):263-276, 2015. [doi]

A 1.1-8.2 GHz tuning range In-phase and Quadrature output DCO design in 90 nm CMOS technologyEswar Raju Suraparaju, Pushpak Vasanth Rayudu Arja, Saiyu Ren. mwscas 2015: 1-4 [doi]

2013

Passive component stacking to aid power supply decouplingChristopher Benedik, Saiyu Ren. mwscas 2013: 201-204 [doi]

Design and implementation of a 16-bit flexible ROM-less direct digital synthesizerSunny Raj Dommaraju, Saiyu Ren, George Y. Lee. mwscas 2013: 1350-1353 [doi]

Digital Down Converter optimizationJoe Gerhardt, Saiyu Ren. mwscas 2013: 1015-1018 [doi]

2011

CMOS 1.6 GHz Bandwidth 12 Bit Time Interleaved Pipelined ADCSaiyu Ren, Ray Siferd. itng 2011: 785-790 [doi]

2009

Performance comparison of two low power wide tuning range VCOs in 90 nm CMOSSaiyu Ren, Ray Siferd. socc 2009: 35-38 [doi]

2004

Parallel time interleaved delta sigma band pass analog to digital converter for SOC applicationsSaiyu Ren, Ray Siferd, Robert Blumgold. socc 2004: 45-48 [doi]

Sign in or sign up to see more results.

runs on WebDSL