| 311 | -- | 339 | Lei Yang, C.-J. Richard Shi. FROSTY: A program for fast extraction of high-level structural representation from circuit description for industrial CMOS circuits |
| 340 | -- | 362 | Saurabh N. Adya, Igor L. Markov, Paul G. Villarrubia. On whitespace and stability in physical synthesis |
| 363 | -- | 381 | Saeed Safari, Amir-Hossein Jahangir, Hadi Esmaeilzadeh. A parameterized graph-based framework for high-level test synthesis |
| 382 | -- | 406 | Donald B. Shaw, Dhamin Al-Khalili, Come Rozon. Automatic generation of defect injectable VHDL fault models for ASIC standard cell libraries |
| 407 | -- | 419 | Anu Gupta, Bipin Kulkarni. Automation of clock distribution network design for digital integrated circuits using divide and conquer technique |
| 420 | -- | 432 | Tsung-Yi Ho, Yao-Wen Chang, Sao-Jie Chen. Multilevel routing with jumper insertion for antenna avoidance |
| 433 | -- | 456 | S. Engels, Robin Wilson, Nadine Azémard, Philippe Maurine. A comprehensive performance macro-modeling of on-chip RC interconnects considering line shielding effects |
| 457 | -- | 473 | Jingyu Xu, Xianlong Hong, Tong Jing, Ling Zhang, Jun Gu. A coupling and crosstalk-considered timing-driven global routing algorithm for high-performance circuit design |
| 474 | -- | 476 | Zhiyuan Yan, Dilip V. Sarwate, Zhongzhi Liu. Erratum to: High-speed systolic architectures for finite field inversion [Integration 38(3) (2005) 383-398] |