| 36 | -- | 0 | Evangeline F. Y. Young, Azadeh Davoodi. Preface to Special Section on New Physical Design Techniques for the Next Generation of Integration Technology |
| 37 | -- | 0 | Nima Karimpour Darav, Andrew A. Kennings, Aysa Fakheri Tabrizi, David T. Westwick, Laleh Behjat. Eh?Placer: A High-Performance Modern Technology-Driven Placer |
| 38 | -- | 0 | Vinicius S. Livramento, Renan Netto, Chrystian Guth, José Luís Güntzel, Luiz Cláudio Villar dos Santos. Clock-Tree-Aware Incremental Timing-Driven Placement |
| 39 | -- | 0 | Po-Hsun Wu, Mark Po-Hung Lin, Xin Li, Tsung-Yi Ho. Parasitic-Aware Common-Centroid FinFET Placement and Routing for Current-Ratio Matching |
| 40 | -- | 0 | Jinglei Huang, Song Chen, Wei Zhong, Wenchao Zhang, Shengxi Diao, Fujiang Lin. Floorplanning and Topology Synthesis for Application-Specific Network-on-Chips with RF-Interconnect |
| 41 | -- | 0 | Chang Xu, Guojie Luo, Peixin Li, Yiyu Shi, Iris Hui-Ru Jiang. Analytical Clustering Score with Application to Postplacement Register Clustering |
| 42 | -- | 0 | Xiaoqing Xu, Bei Yu, Jhih-Rong Gao, Che-Lun Hsu, David Z. Pan. PARR: Pin-Access Planning and Regular Routing for Self-Aligned Double Patterning |
| 43 | -- | 0 | Bei Yu, Kun Yuan, Jhih-Rong Gao, Shiyan Hu, David Z. Pan. EBL Overlapping Aware Stencil Planning for MCC System |
| 44 | -- | 0 | Seungwon Kim, Seokhyeong Kang, Ki Jin Han, Youngmin Kim. Novel Adaptive Power-Gating Strategy and Tapered TSV Structure in Multilayer 3D IC |
| 45 | -- | 0 | Gong Chen, Toru Fujimura, Qing Dong, Shigetoshi Nakatake, Bo Yang 0004. DC Characteristics and Variability on 90nm CMOS Transistor Array-Style Analog Layout |
| 46 | -- | 0 | Chao Wang, Chuansheng Dong, Haibo Zeng, Zonghua Gu. Minimizing Stack Memory for Hard Real-Time Applications on Multicore Platforms with Partitioned Fixed-Priority or EDF Scheduling |
| 47 | -- | 0 | Sungkwang Lee, Taemin Lee, Hyunsun Park, Junwhan Ahn, Sungjoo Yoo, Youjip Won, Sunggu Lee. Differential Write-Conscious Software Design on Phase-Change Memory: An SQLite Case Study |
| 48 | -- | 0 | Xing Huang, Wenzhong Guo, Genggeng Liu, Guolong Chen. FH-OAOS: A Fast Four-Step Heuristic for Obstacle-Avoiding Octilinear Steiner Tree Construction |
| 49 | -- | 0 | Sparsh Mittal. A Survey of Techniques for Cache Locking |
| 50 | -- | 0 | Ramachandran Venkatasubramanian, Robert Elio, Sule Ozev. Process Independent Design Methodology for the Active RC and Single-Inverter-Based Rail Clamp |
| 51 | -- | 0 | Sangmin Kim, Seokhyeong Kang, Youngsoo Shin. Synthesis of Dual-Mode Circuits Through Library Design, Gate Sizing, and Clock-Tree Optimization |
| 52 | -- | 0 | Zhiliang Qian, Paul Bogdan, Chi-Ying Tsui, Radu Marculescu. Performance Evaluation of NoC-Based Multicore Systems: From Traffic Analysis to NoC Latency Modeling |
| 53 | -- | 0 | Hany Kashif, Hiren D. Patel, Sebastian Fischmeister. Path Selection for Real-Time Communication on Priority-Aware NoCs |
| 54 | -- | 0 | Chuangwen Liu, Peishan Tu, Pangbo Wu, Haomo Tang, Yande Jiang, Jian Kuang 0001, Evangeline F. Y. Young. An Effective Chemical Mechanical Polishing Fill Insertion Approach |