A 32 nm 0.58-fJ/Bit/Search 1-GHz Ternary Content Addressable Memory Compiler Using Silicon-Aware Early-Predict Late-Correct Sensing With Embedded Deep-Trench Capacitor Noise Mitigation - researchr publication

researchr

You are not signed in
Sign in
Sign up

Igor Arsovski, Travis Hebig, Daniel Dobson, Reid Wistort. A 32 nm 0.58-fJ/Bit/Search 1-GHz Ternary Content Addressable Memory Compiler Using Silicon-Aware Early-Predict Late-Correct Sensing With Embedded Deep-Trench Capacitor Noise Mitigation. J. Solid-State Circuits, 48(4):932-939, 2013. [doi]

Abstract is missing.

runs on WebDSL