A 1.2-V Dynamic Bias Latch-Type Comparator in 65-nm CMOS With 0.4-mV Input Noise

Harijot Singh Bindra, Chris E. Lokin, Daniƫl Schinkel, Anne-Johan Annema, Bram Nauta. A 1.2-V Dynamic Bias Latch-Type Comparator in 65-nm CMOS With 0.4-mV Input Noise. J. Solid-State Circuits, 53(7):1902-1912, 2018. [doi]

Abstract

Abstract is missing.