Predicting Circuit Performance Using Circuit-level Statistical Timing Analysis

Ronn B. Brashear, Noel Menezes, Chanhee Oh, Lawrence T. Pillage, M. Ray Mercer. Predicting Circuit Performance Using Circuit-level Statistical Timing Analysis. In Robert Werner, editor, EDAC - The European Conference on Design Automation, ETC - European Test Conference, EUROASIC - The European Event in ASIC Design, Proceedings, February 28 - March 3, 1994, Paris, France. pages 332-337, IEEE Computer Society, 1994.

Authors

Ronn B. Brashear

This author has not been identified. Look up 'Ronn B. Brashear' in Google

Noel Menezes

This author has not been identified. Look up 'Noel Menezes' in Google

Chanhee Oh

This author has not been identified. Look up 'Chanhee Oh' in Google

Lawrence T. Pillage

This author has not been identified. Look up 'Lawrence T. Pillage' in Google

M. Ray Mercer

This author has not been identified. Look up 'M. Ray Mercer' in Google