BIST TPG for Combinational Cluster Interconnect Testing at Board Level

Chen-Huan Chiang, Sandeep K. Gupta. BIST TPG for Combinational Cluster Interconnect Testing at Board Level. J. Electronic Testing, 16(5):427-442, 2000. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.