BIST TPG for Combinational Cluster Interconnect Testing at Board Level

Chen-Huan Chiang, Sandeep K. Gupta. BIST TPG for Combinational Cluster Interconnect Testing at Board Level. J. Electronic Testing, 16(5):427-442, 2000. [doi]

Possibly Related Publications

The following publications are possibly variants of this publication: