Chen-Huan Chiang, Sandeep K. Gupta. BIST TPG for Combinational Cluster (Glue Logic) Interconnect Testing at Board Level. In 7th Asian Test Symposium (ATS 98), 2-4 December 1998, Singapore. pages 244-252, IEEE Computer Society, 1998. [doi]
Abstract is missing.