Transistor and pin reordering for leakage reduction in CMOS circuits

Jae Woong Chun, C. Y. Roger Chen. Transistor and pin reordering for leakage reduction in CMOS circuits. Microelectronics Journal, 53:25-34, 2016. [doi]

Authors

Jae Woong Chun

This author has not been identified. Look up 'Jae Woong Chun' in Google

C. Y. Roger Chen

This author has not been identified. Look up 'C. Y. Roger Chen' in Google