Transistor and pin reordering for leakage reduction in CMOS circuits

Jae Woong Chun, C. Y. Roger Chen. Transistor and pin reordering for leakage reduction in CMOS circuits. Microelectronics Journal, 53:25-34, 2016. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.