Combined instruction and loop parallelism in array synthesis for FPGAs

Steven Derrien, Sanjay V. Rajopadhye, Susmita Sur-Kolay. Combined instruction and loop parallelism in array synthesis for FPGAs. In ISSS. pages 165-170, 2001.

Abstract

Abstract is missing.