Post-layout timing simulation of CMOS circuits

Denis Deschacht, Michel Robert, Nadine Azémard-Crestani, Daniel Auvergne. Post-layout timing simulation of CMOS circuits. IEEE Trans. on CAD of Integrated Circuits and Systems, 12(8):1170-1177, 1993. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.