The following publications are possibly variants of this publication:
- A 1-Mb 28-nm 1T1MTJ STT-MRAM With Single-Cap Offset-Cancelled Sense Amplifier and In Situ Self-Write-TerminationQing Dong 0001, Zhehong Wang, Jongyup Lim, Yiqun Zhang 0002, Mahmut E. Sinangil, Yi-Chun Shih, Yu-Der Chih, Jonathan Chang, David T. Blaauw, Dennis Sylvester. jssc, 54(1):231-239, 2019. [doi]
- 19.4 embedded 1Mb ReRAM in 28nm CMOS with 0.27-to-1V read using swing-sample-and-couple sense amplifier and self-boost-write-termination schemeMeng-Fan Chang, Jui-Jen Wu, Tun-Fei Chien, Yen-Chen Liu, Ting-Chin Yang, Wen-Chao Shen, Ya-Chin King, Chorng-Jung Lin, Ku-Feng Lin, Yu-Der Chih, Sreedhar Natarajan, Jonathan Chang. isscc 2014: 332-333 [doi]
- A 28nm 32Kb embedded 2T2MTJ STT-MRAM macro with 1.3ns read-access time for fast and reliable read applicationsTzu-Hsien Yang, Kai-Xiang Li, Yen-Ning Chiang, Wei-Yu Lin, Huan-Ting Lin, Meng-Fan Chang. isscc 2018: 482-484 [doi]