Variation-aware subthreshold logic circuit design - researchr publication related

researchr

You are not signed in
Sign in
Sign up

Hiroshi Fuketa, Ryo Takahashi, Makoto Takamiya, Masahiro Nomura, Hirofumi Shinohara, Takayasu Sakurai. Variation-aware subthreshold logic circuit design. In IEEE 10th International Conference on ASIC, ASICON 2013, Shenzhen, China, October 28-31, 2013. pages 1-4, IEEE, 2013. [doi]

The following publications are possibly variants of this publication:

Difficulty of Power Supply Voltage Scaling in Large Scale Subthreshold Logic CircuitsTadashi Yasufuku, Taro Niiyama, Piao Zhe, Koichi Ishida, Masami Murakata, Makoto Takamiya, Takayasu Sakurai. ieicet, 93-C(3):332-339, 2010. [doi]

runs on WebDSL