Design issues and performance limitations of a clock jitter insensitive multibit DAC architecture for high-performance low-power CT Sigma Delta modulators

Friedel Gerfers, Maurits Ortmanns, Yiannos Manoli. Design issues and performance limitations of a clock jitter insensitive multibit DAC architecture for high-performance low-power CT Sigma Delta modulators. In ISCAS (4). pages 1076-1079, 2004. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.