The following publications are possibly variants of this publication:
- Differential Power Analysis Mitigation Technique Using Three-Independent-Gate Field Effect TransistorsEdouard Giacomin, Pierre-Emmanuel Gaillardon. vlsi 2018: 107-112 [doi]
- A Predictive Process Design Kit for Three-Independent-Gate Field-Effect TransistorsGanesh Gore, Patsy Cadareanu, Edouard Giacomin, Pierre-Emmanuel Gaillardon. vlsi 2019: 172-177 [doi]
- A Predictive Process Design Kit for Three-Independent-Gate Field-Effect TransistorsPatsy Cadareanu, Ganesh Gore, Edouard Giacomin, Pierre-Emmanuel Gaillardon. vlsi 2020: 307-322 [doi]
- An Efficient Adder Architecture with Three- Independent-Gate Field-Effect TransistorsJorge Romero Gonzalez, Pierre-Emmanuel Gaillardon. icrc 2018: 1-8 [doi]
- A First Approach in Using Super-Steep-Subthreshold-Slope Field-Effect Transistors in Ultra-Low Power Analog DesignMatthieu Couriol, Patsy Cadareanu, Edouard Giacomin, Pierre-Emmanuel Gaillardon. vlsi 2022: 205-224 [doi]