The following publications are possibly variants of this publication:
- A 40nm 16-core 128-thread CMT SPARC SoC processorJinuk Luke Shin, Kenway Tam, Dawei Huang, Bruce Petrick, Ha Pham, Changku Hwang, Hongping Li, Alan Smith, Timothy Johnson, Francis Schumacher, David Greenhill, Ana Sonia Leon, Allan Strong. isscc 2010: 98-99 [doi]
- A 40 nm 16-Core 128-Thread SPARC SoC ProcessorJinuk Luke Shin, Dawei Huang, Bruce Petrick, Changku Hwang, Kenway Tam, Alan Smith, Ha Pham, Hongping Li, Timothy Johnson, Francis Schumacher, Ana Sonia Leon, Allan Strong. jssc, 46(1):131-144, 2011. [doi]
- A 3.6 GHz 16-Core SPARC SoC Processor in 28 nmJason Hart, Hoyeol Cho, Yuefei Ge, Gregory Gruber, Dawei Huang, Changku Hwang, Daisy Jian, Timothy Johnson, Georgios Konstadinidis, Venkatram Krishnaswamy, Lance Kwong, Robert Masleid, Rakesh Mehta, Umesh Nawathe, Aparna Ramachandran, Harikaran Sathianathan, Yongning Sheng, Jinuk Luke Shin, Sebastian Turullols, Zuxu Qin, King C. Yen. jssc, 49(1):19-31, 2014. [doi]
- Implementation of a Third-Generation 16-Core 32-Thread Chip-Multithreading SPARCsĀ® ProcessorGeorgios Konstadinidis, Mamun Rashid, Peter F. Lai, Yukio Otaguro, Yannis Orginos, Sudhendra Parampalli, Mark Steigerwald, Shriram Gundala, Rambabu Pyapali, Leonard Rarick, Ilyas Elkin, Yuefei Ge, Ishwar Parulkar. isscc 2008: 84-85 [doi]
- The Oracle Sparc T5 16-Core Processor Scales to Eight SocketsJohn R. Feehrer, Sumti Jairath, Paul Loewenstein, Ram Sivaramakrishnan, David Smentek, Sebastian Turullols, Ali Vahidsafa. micro, 33(2):48-57, 2013. [doi]
- SPARC T5: 16-core CMT processor with glueless 1-hop scaling to 8-socketsSebastian Turullols, Ram Sivaramakrishnan. hotchips 2012: 1-37 [doi]
- The next-generation 64b SPARC core in a T4 SoC processorJinuk Luke Shin, Heechoul Park, Hongping Li, Alan Smith, Youngmoon Choi, Harikaran Sathianathan, Sudesna Dash, Sebastian Turullols, Song Kim, Robert Masleid, Georgios Konstadinidis, Robert T. Golla, Mary Jo Doherty, Greg Grohoski, Curtis McAllister. isscc 2012: 60-62 [doi]
- The Next Generation 64b SPARC Core in a T4 SoC ProcessorJinuk Luke Shin, Robert T. Golla, Hongping Li, Sudesna Dash, Youngmoon Choi, Alan Smith, Harikaran Sathianathan, Mayur Joshi, Heechoul Park, Mohamed Elgebaly, Sebastian Turullols, Song Kim, Robert Masleid, Georgios Konstadinidis, Mary Jo Doherty, Greg Grohoski, Curtis McAllister. jssc, 48(1):82-90, 2013. [doi]
- Asymmetric Frequency Locked Loop (AFLL) for adaptive clock generation in a 28nm SPARC M6 processorYifan YangGong, Sebastian Turullols, Daniel Woo, Changku Huang, King C. Yen, Venkatram Krishnaswamy, Kalon Holdbrook, Jinuk Luke Shin. asscc 2014: 373-376 [doi]