The following publications are possibly variants of this publication:
- A 4.8-mW/Gb/s 9.6-Gb/s 5 + 1-Lane Source-Synchronous Transmitter in 65-nm Bulk CMOSShuai Yuan, Ziqiang Wang, Xuqiang Zheng, Ke Huang, Ni Xu, Woogeun Rhee, Liji Wu, Chun Zhang. tcas, 61-II(4):209-213, 2014. [doi]
- A 190mW 40Gbps SerDes transmitter and receiver chipset in 65nm CMOS technologyKe Huang, Deng Luo, Ziqiang Wang, Xuqiang Zheng, Fule Li, Chun Zhang, Zhihua Wang. cicc 2015: 1-4 [doi]
- A 40-80 Gb/s PAM4 wireline transmitter in 65nm CMOS technologyFangxu Lv, Xuqiang Zheng, Shuai Yuan 0005, Ziqiang Wang, Yajun He, Chun Zhang, Zhihua Wang, Jianye Wang. mwscas 2017: 539-542 [doi]
- A 10Gbps CDR based on phase interpolator for source synchronous receiver in 65nm CMOSShijie Hu, Chen Jia, Ke Huang, Chun Zhang, Xuqiang Zheng, Zhihua Wang. iscas 2012: 309-312 [doi]
- A 50Gb/s low power PAM4 SerDes transmitter with 4-tap FFE and high linearity output voltage in 65nm CMOS technologyFangxu Lv, Xuqiang Zheng, Ziqiang Wang, Jianye Wang, Fule Li. asicon 2015: 1-4 [doi]