The following publications are possibly variants of this publication:
- A PVT-insensitive all digital CMOS time-to-digital converter based on looped delay-line with extension schemeSiliang Hua, Donghui Wang, Leiou Wang, Yan Liu, Jiarui Li. asicon 2015: 1-4 [doi]
- A PVT-Insensitive Capacitance-to-Digital Converter Using Ring-Based Time-Domain QuantizerRongfeng Xu, Zenan Zeng, Run Chen, Zhenqi Chen, Yonggang Chen, Zhijian Chen, Zhijian Li, Zhaohui Wu 0001, Bin Li. iscas 2021: 1-5 [doi]
- A 12-ENOB Second-Order Noise-Shaping SAR ADC With PVT-Insensitive Voltage- Time-Voltage ConverterChih-Cheng Chen, Yu-Hsiang Huang, John Carl Joel S. Marquez, Chih-Cheng Hsieh. jssc, 58(10):2897-2906, October 2023. [doi]
- A 12-ENOB Second-Order Noise Shaping SAR ADC with PVT-insensitive Voltage-Time-Voltage ConverterChih-Cheng Chen, Chih-Cheng Hsieh. asscc 2021: 1-3 [doi]
- A 114-AF RMS- Resolution 46-NF/10-MΩ -Range Digital-Intensive Reconfigurable RC-to-Digital Converter with Parasitic-Insensitive Femto-Farad Baseline SensingArup K. George, Wooyoon Shim, Minkyu Je, Junghyup Lee. vlsic 2018: 157-158 [doi]