The following publications are possibly variants of this publication:
- Template-driven parasitic-aware optimization of analog integrated circuit layoutsSambuddha Bhattacharya, Nuttorn Jangkrajarng, C.-J. Richard Shi. dac 2005: 644-647 [doi]
- Parasitic-Aware Optimization and Retargeting of Analog Layouts: A Symbolic-Template ApproachLihong Zhang, Nuttorn Jangkrajarng, Sambuddha Bhattacharya, C.-J. Richard Shi. tcad, 27(5):791-802, 2008. [doi]
- Directly performance-constrained template-based layout retargeting and optimization for analog integrated circuitsLihong Zhang, Zheng Liu. integration, 44(1):1-11, 2011. [doi]
- Performance-constrained parasitic-aware retargeting and optimization of analog layoutsZheng Liu, Lihong Zhang. ccece 2009: 1194-1197 [doi]
- A performance-constrained template-based layout retargeting algorithm for analog integrated circuitsZheng Liu, Lihong Zhang. aspdac 2010: 293-298 [doi]