Statistical Timing for Parametric Yield Prediction of Digital Integrated Circuits

Jochen A. G. Jess, K. Kalafala, Srinath R. Naidu, Ralph H. J. M. Otten, Chandramouli Visweswariah. Statistical Timing for Parametric Yield Prediction of Digital Integrated Circuits. IEEE Trans. on CAD of Integrated Circuits and Systems, 25(11):2376-2392, 2006. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.