The following publications are possibly variants of this publication:
- Process variation tolerant all-digital multiphase DLL for DDR3 interfaceHeechai Kang, Kyungho Ryu, Donghwan Lee, Won Lee, SuHo Kim, JongRyun Choi, Seong-Ook Jung. cicc 2010: 1-4 [doi]
- All-digital 90° phase-shift DLL with a dithering jitter suppression schemeDong-Hoon Jung, Kyungho Ryu, Jung-Hyun Park, Won Lee, Seong-Ook Jung. cicc 2013: 1-4 [doi]
- All-Digital 90° Phase-Shift DLL With Dithering Jitter Suppression SchemeDong-Hoon Jung, Kyungho Ryu, Jung-Hyun Park, Seong-Ook Jung. tvlsi, 24(3):1015-1024, 2016. [doi]
- A 90° phase-shift DLL with closed-loop DCC for high-speed mobile DRAM interfaceDong-Hoon Jung, Kyungho Ryu, Seong-Ook Jung. tce, 56(4):2400-2405, 2010. [doi]
- An All-Digital 90-Degree Phase-Shift DLL with Loop-Embedded DCC for 1.6Gbps DDR InterfaceJun-Hyun Bae, Jin-Ho Seo, Hwan-Seok Yeo, Jae-Whui Kim, Jae-Yoon Sim, Hong June Park. cicc 2007: 373-376 [doi]
- Fast-lock all-digital DLL and digitally-controlled phase shifter for DDR controller applicationsDuo Sheng, Ching-Che Chung, Chen-Yi Lee. ieiceee, 7(9):634-639, 2010. [doi]
- A fast-locking harmonic-free digital DLL for DDR3 and DDR4 SDRAMsJunsub Yoon, Seo Weon Heo, Jongsun Kim. ieiceee, 14(2):20161020, 2017. [doi]