The following publications are possibly variants of this publication:
- cc SRAM Building Block in 65nm CMOSMuhammad M. Khellah, Nam Sung Kim, Jason Howard, Gregory Ruhl, Yibin Ye, James Tschanz, Dinesh Somasekhar, Nitin Borkar, Fatih Hamzaoglu, Gunjan Pandya, Ali Farhang, Kevin Zhang, Vivek De. isscc 2006: 2572-2581 [doi]
- SRAM design on 65-nm CMOS technology with dynamic sleep transistor for leakage reductionKevin Zhang, Uddalak Bhattacharya, Zhanping Chen, Fatih Hamzaoglu, Daniel Murray, Narendra Vallepalli, Yih Wang, Bo Zheng, Mark Bohr. jssc, 40(4):895-901, 2005. [doi]
- Power-rail ESD clamp circuit with hybrid-detection enhanced triggering in a 65-nm, 1.2-V CMOS processGuangyi Lu, Yuan Wang, Yize Wang, Xing Zhang. iscas 2017: 1-4 [doi]
- Design of a novel static-triggered power-rail ESD clamp circuit in a 65-nm CMOS processGuangyi Lu, Yuan Wang, Lizhong Zhang, Jian Cao, Xing Zhang. chinaf, 59(12), 2016. [doi]
- Area-efficient transient power-rail electrostatic discharge clamp circuit with mis-triggering immunity in a 65-nm CMOS processYuan Wang, Guangyi Lu, Haibing Guo, Jian Cao, Song Jia, Xing Zhang. chinaf, 59(4), 2016. [doi]