The following publications are possibly variants of this publication:
- A 8.7mW 5-Gb/s clock and data recovery circuit with 0.18-µm CMOSTaek-Joon An, Kyung-Sub Son, Young-Jin Kim, In-Seok Kong, Jin-Ku Kang. iscas 2014: 2329-2332 [doi]
- A DLL-based Clock Data Recovery with a modified input formatTae-Ho Kim, Sang-Ho Kim, Jin-Ku Kang. ieiceee, 7(8):539-545, 2010. [doi]
- An Analytical Jitter Tolerance Model for DLL-Based Clock and Data Recovery CircuitsKyungho Ryu, Kil-Hoon Lee, Jung-Pil Lim, Jinho Kim, Han Su Pae, Junho Park, Hyun-Wook Lim, Jae-Youl Lee. tvlsi, 28(11):2257-2267, 2020. [doi]
- A CMOS clock and data recovery with two-XOR phase-frequency detector circuitJin-Ku Kang, Dong-Hee Kim. iscas 2001: 266-269 [doi]
- A 5-Gb/s 1/8-rate CMOS clock and data recovery circuitJin Kyu Kwon, Tae Kwan Heo, Sang-Bock Cho, Sung Min Park. iscas 2004: 293-296