A 7Gbps SCA-Resistant Multiplicative-Masked AES Engine in Intel 4 CMOS

Raghavan Kumar, Vikram B. Suresh, Sachin Taneja, Mark A. Anders 0001, Steven Hsu, Amit Agarwal 0001, Vivek De, Sanu Mathew. A 7Gbps SCA-Resistant Multiplicative-Masked AES Engine in Intel 4 CMOS. In IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits 2022), Honolulu, HI, USA, June 12-17, 2022. pages 138-139, IEEE, 2022. [doi]

Authors

Raghavan Kumar

This author has not been identified. Look up 'Raghavan Kumar' in Google

Vikram B. Suresh

This author has not been identified. Look up 'Vikram B. Suresh' in Google

Sachin Taneja

This author has not been identified. Look up 'Sachin Taneja' in Google

Mark A. Anders 0001

This author has not been identified. Look up 'Mark A. Anders 0001' in Google

Steven Hsu

This author has not been identified. Look up 'Steven Hsu' in Google

Amit Agarwal 0001

This author has not been identified. Look up 'Amit Agarwal 0001' in Google

Vivek De

This author has not been identified. Look up 'Vivek De' in Google

Sanu Mathew

This author has not been identified. Look up 'Sanu Mathew' in Google