The following publications are possibly variants of this publication:
- Bayesian model fusion: Enabling test cost reduction of analog/RF circuits via wafer-level spatial variation modelingShanghang Zhang, Xin Li, R. D. Blanton, José Machado da Silva, John M. Carulli Jr., Kenneth M. Butler. itc 2014: 1-10 [doi]
- A fast spatial variation modeling algorithm for efficient test cost reduction of analog/RF circuitsHugo R. Gonçalves, Xin Li, Miguel V. Correia, Vitor Tavares, John M. Carulli Jr., Kenneth M. Butler. date 2015: 1042-1047 [doi]
- Wafer-level process variation-driven probe-test flow selection for test cost reduction in analog/RF ICsAli Ahmadi, Amit Nahar, Bob Orr, Michael Pas, Yiorgos Makris. vts 2016: 1-6 [doi]
- On combining alternate test with spatial correlation modeling in analog/RF ICsKe Huang, Nathan Kupp, John M. Carulli Jr., Yiorgos Makris. ets 2013: 1-6 [doi]