The following publications are possibly variants of this publication:
- An Analysis of 32-Gb/s and Full-Rate Phase Interpolator based Clock and Data RecoveryDong-Hoe Heo, Tae-Hyeon Kim, Kwang Ho Lee, Min-Seong Choo. elinfocom 2024: 1-4 [doi]
- A 3.5/7.0/14-Gb/s multi-rate clock and data recovery circuit with a multi-mode rotational binary phase detectorKi-Hyun Pyun, Dae Hyun Kwon, Woo-Young Choi. apccas 2016: 327-329 [doi]
- 56Gb/s PAM-4 VCSEL Transmitter with Quarter-Rate Forwarded Clock using 65nm CMOS CircuitsJeongho Hwang, Hyungrok Do, Hong-Seok Choi, Gyu-Seob Jeong, Daehyun Koh, SungWoo Kim, Deog Kyoon Jeong. ofc 2019: 1-3 [doi]